## Technical-Report



## High-speed Etching of SiO<sub>2</sub> and SiC

The market demand for high-speed etching of SiO<sub>2</sub> and SiC is increasing greatly. In particular, SiC is attracting more attention as a material that enables power devices to save energy, and is highly anticipated to be the next-generation material after silicon. In the article below, SAMCO presents an introduction to the high-speed etching processes of SiO<sub>2</sub> and SiC.

## SiO<sub>2</sub> Etching

SAMCO' s previous record for the highest etch rate was 500nm/min on SiO<sub>2</sub>, but recently we achieved an etch rate of  $3 \mu$  m/min or more. Fig.1 shows the latest result—27.0  $\mu$  m vertical etching, with an etch rate of 1.0  $\mu$  m/min. The developed SiO<sub>2</sub> etching process can be very useful in producing optical devices, flow channels, etc.

We will further pursue better etch rates, shape control, selectivity, and uniformity, and develop the processes to provide our customers along with new R&D and production systems.



- Pattern: 50µm, Line Space
- Depth: 27.0µm
- Etch Rate: 1.0µm/min
- Selectivity: 50

Fig. 1 SiO<sub>2</sub> Etching Result

## 4H-SiC Etching

SAMCO is working on SiC etching for two processes. One is high-speed etching for VIA-hole formation, and the other is trench etching for power devices (Trench MOSFET).

We had achieved a maximum etch rate of  $1 \mu$  m/min, but experienced difficulty with shape control. However, we realized a breakthrough in this challenge, and achieved an etch rate of  $3 \mu$  m/min.

The SiC etching result is shown in Fig. 2. The etch depth is 83.6  $\mu$  m and the etch rate is 2.1  $\mu$  m/min. Additionally, we achieved good control of the shape of the side wall, rendering it vertical.

A higher etch rate is anticipated to lead to a higher temperature of the SiC sample. The process for power

device manufacturing requires a low temperature (150  $^{\circ}$  or less), while it requires a high etch rate. The sample in Fig. 2 achieved high-speed etching, but exceeded 200  $^{\circ}$  on the sample surface. To meet the requirements for manufacturing power devices, we fine-tuned the developed process. The result is shown in Fig. 3.

We achieved a result similar to that of the previous one. Additionally, we could maintain the sample temperature below 150 °C. However, the SiCetch rate decreased to  $1.0 \,\mu$  m/min, as was anticipated.

Currently, we are developing a new process that would yield high etch rates with low sample temperatures. Furthermore, we have almost completed development of the Trench MOSFET process, but are still improving the smoothness of the Trench MOS-FET gate. We will apply these new processes to develop our new R&D and production systems.



Fig. 2 SiC Etching Result (1)



Fig. 3 SiC Etching Result (2)

- Pattern:  $\phi$  60µm Hole
- Depth: 83.6µm
- Etch Rate: 2.1µm/min
- Selectivity: 70
- Sample Temp. : 200°C+
- Pattern:  $\phi$  60µm Hole
- Depth: 89.2µm
- Etch Rate: 1.0µm/min
- Selectivity: 95
- Sample Temp.: 150°C -